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ABSTRACT: A device that will produce different width pul- 
ses. The width of the pulse produced at any given time is 
selected by a digital input. The digital input selects one of two 
or more possible timing circuits for a one-shot multivibrator. 
Hence, the digital input selects one of two or more possible 
pulse widths capable of being produced by the multivibrator. 
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DIIGRhL PULSE conducting and transistor 13 is normally not conducting. 
Hence terminal 14 is normally at zero volts and terminal 15 is 
normally at pulse 3 volts. When a negative trigger pulse is ap- 
plied to the terminal 16 it is shaped by a differentiating circuit 
Consisting of a capacitor 37 and a resistor 18 and then applied 
through a diode 19 to the base of transistor R2. This causes 
transistor E2 to stop conducting and transistor 13 to start con- 
ducting. Consequently, terminal 84 goes to pulse 3 volts, ter- 
minal 15 goes to zero volts and capacitor 20 starts charging 
The invention relates generally to a circuit for producing lo  through resistors 2.1 and 22. As capacitor 28 charges the 
different width and specifically a circuit potential at the base of transistor 12 dses until the transistor 
for producing different width pulses that can be selected by again becomes conductive. Capacitor 20 and resistors 21 and 
digital signals. 22 constitute the timing circuit for multivibrator B B and hence 
In the prior art, different width pulses are produced by vary- 15 determines the width Of the Pulses Produced at terminals 114 
ing the timing circuit in a one-shot multivibrator thereby and 15. The width of these pulses is 0.692 (W,+R,) C where 
changing the width of the pulses at the output of the mul- RI is the resistance of resistor 22 and c1 is the capacitance of 
tivibrator. This is done by using relays or switches to remotely Capacitor 20. 
vary either the resistance, capacitance, or driving voltage of The number 25 designates a NAND gate. The input ter- 
the timing circuit. Since the length of the connecting lines 20 minals 14 and 2% Of NAND gate 25 are connected through 
from the relays or switches to the timing circuits affects the diodes 27 and 28, respectively, and then through a resistor 29 
timing circuit and hence the pulse widths, and since the timing to the base Of a transistor 
circuit is highly susceptible to noise, it is extremely important nected through a resistor 39 to the emitter of transistor 3 
that the lengths of the connecting lines between the relays or which is grounded. The collector of transistor 30 is connected 
col- 
minimization of length the system designer is usually lector of transistor 30, which is the output o the 
presented with the problem of either mounting a nonstandard NAND function of the two inputs to the ga that 
module within a tray or motherboard designed to accept only pulse 3 volts is the logical “0” and that zero volts is the logical 
standard modules or mounting the standard one-shot mul- “1.Then if zero volts (logical “I”) .  is applied to both ter- 
tivibrator in a nonstandard fashion. The primary purpose of 30 minal 14 and terminal 25, transistor 30 is not conducting and 
this invention is to provide a circuit, using only standard the output of gate 25 is PIUS 3 volts (logical “0”). If pulse 3 
modules for producing different width pulses that can be volts is applied ‘LO either terminal 14 or 26, transistor 38 
selected by digital signals. becomes conductive and the output of gate 25 is at zero volts 
The output of gate 25 is applied through capacitor 34 and SUMMARY OF THE INVENTION 
The invention includes a one-shot muftivibrator with a first diode 35 to the base of transistor 12. The junction of capacitor 
capacitor in its timing circuit. Each time a trigger pulse is ap- 34 and diode 35 
plied to the multivibrator, a pulse whose width is proportional The purpose of d 
to the capacitance of the first capacitor is produced at a first 40 to ground when 
of its outputs. The inverse of the first output is produced at a transition from zero to plus 3 volts. 
second output of the multivibrator. That is, the second output In the operation of the embodiment of the invention dis- 
is the logical inverse of the first output. The second output is closed in FIG. 1, assume that plus 3 volts is applied to input 
applied to one of the inputs of a NAND gate. The output of terminal 26. Then the output of NAND gate 25 is held at zero 
the NAND gate is applied to a second capacitor which is con- 45 volts regardless of the voltage at terminal 14 since the 3 volts 
nected in such a manner that when the NAND gate is produc- at terminal 26 make transistor 30 conductive and connects the 
ing a logical “0” at the time the trigger pulse is applied, the output of gate 25 to ground. This zero volts at the output of 
second capacitor is connected in parallel with the first capaci- gate ZJ causes diode 35 to be back biased. Hence, while 
tor and when the NAND gate is producing a logical “1” at the transistor 12 is conductive and a pulse is being generated at 
time the trigger is applied, the second capacitor is not con- 50 output terminal IS, capacitor 3 does not affect the timing cir- 
nected in the timing circuit. Hence, when a trigger pulse is ap- cuit of multivibrator 11. Therefore the pulse width is 0.692 
plied to the multivibrator, if a logical “ 1 ” is applied to the (RI+R) c,. Now wume that zero volts is applied to input ter- 
other input of the NAND &ate a Pulse is Produced whose minal 26 and a trigger pulse is applied to terminal 16. 
width is proportional to the Capacitance Of the first Capacitor Transistor 12 becomes nonconductive which causes terminal 
t 
ORIGIN OF THE INVENTION 
WF. !“vention described herein was made by an employee 
ut the United States Government and may be manufactured 
and used by or for the government for governmental purposes 
without the payment of any royalties thereon or therefore. 
BACKGROUND OFTHE INVENTION 
. The base of transistors 3 
switches and the timing circuit be minimized. To achieve this 25 through a resistor 32 to a pulse 6 volt power 
35 (logical“! ”). 
and if a logical “0” is applied to the other input of the NAND 55 II to go to plus 3 volts. Hence, transistor 30 becomes conduc- 
gate a Pulse is produced whose width is proportional to the 
capacitance of the first capacitor plus the capacitance of the 
second capacitor. Consequently, the digital signals at the 
other input to the NAND gate can select either of two pulses 
having different widths. This invention can be expanded, as 6o 
‘shown in one of the embodiments of the invention, to select 
one of any number of different width pulses. 
pending on the digital input applied to terminal 26. 
Referring now to FIG. 2, there is shown an embodiment of 
the invention in which three digital control lines are used in- 
stead of one. Each of the feedback circuits to multivibrator 11 
is the same as the one shown in FIG. E except the capacitors 
are different. merefore by applying digital signals to termin& 
, eight different pulse widths can be 
BRIEF DESCRlF‘TION OF THE DRAWINGS 
FIG. B is a schematic drawing of an embodiment of the in- 
vention in which one of two different width pulses can be 
selected,; and 
which one of eight different width pulses can be selected. 
65 
FIG. 2 is a drawing of an embodiment of the invention in 
70 p&, 
generated at output te&inal 15. These digital signals are ap- 
plied to NAND gates 25a, 2Jb and 2% which are identical to 
NAND gate 25 in FIG. 1. Theoretically, any number of con- 
trol lines can be used to affect the conversion of any digital 
DETAILED DESCRIPTION OF THE INVENTION 
Turning now to the embodiment of the invention selected 
of the drawing the number 11 for illustration in FIG 
designates a one-shot multivibrator. Transistor 12 is normally 75 code to a pulse width or pulse duration code. 
3,578,988 
This invention has the advantage that it allows remote pulse that is connected in parallel with the capacitance of said tim- 
width selection without requiring the use of nonstandard ing circuit if the output of said NAND gate is a lo&d “0” at 
modules. Thus, all required logic can be mounted on standard the time the trigger pulse is applied and that is not comected 
trays or motherboards. This eliminates the need for special to the timing circuit if the output of said NAND gate is a lo& 
mounting devices and allows true minimization of noise-sensi- 5 cal “ 1 ” at the time the trigger pulse is applied. 
tive interconnections. 3. A circuit according to claim I. wherein one of 2R different 
I claim: width pulses can be selected by connecting n of the NAND 
I(. A circuit for generating a selected one of two different gates and the means connected to the output of the NAND 
width pulses comprising: a one-shot multivibrator including an g in parallel in the feedback circuit of the multivibrator. 
input for applying a trigger pulse, a first output, a second out- 10 A circuit according to claim B wherein said NAND gate 
put at which is produced a signal that represents a logical “0” includes a transistor that matches a transistor in said mul- 
while a pulse is being generated at said first output and at tivibrator that conducts while a pulse is being generated at 
which is produced a signal representing a logical “1” while a said first output. 
pulse is not being generated at said first output, and a timing 5. A circuit for generating a selected one of two different 
circuit for determining the widths of the pulse generated by 15 width pulses comprising: a one-shot multivibrator including a 
the multivibrator at the first output; a NAND gate having two input for applying a trigger pulse, a first output, a second out- 
inputs with one input connected to said second output of the put at which is produced a signal that represents a logical “0” 
multivibrator and an output; and means connected to the out- while a pulse is being generated at said first output and at 
put of said NAND gate for changing said timing circuit if and which is Produced a Signal  representing a logkal “ 1 ” while a 
only ifthe output ofthe NAND gate is a logical “0” at the time 20 pulse is not being generated at said ftrst OUtput, and a timing 
the trigger puke is applied whereby if a signal representing a circuit for determining the width of the pulse generated by the 
l0gcal ‘6 1 ’’ is applied to the other input of said NAND gate at multivibrator at the first Output; means including a NAND 
the time a trigger pulse is applied to the input of said mul- gate com~cted  bemeen said ~ ~ o n d  ou@t and said th ing  
tivibrator a pulse having one width is generated at the first Out- circuit for chan@g said timing Circuit when a Signal 
put of said multivibrator and if a signal representing a logical 25 representing a logical “ 1 ” is applied to said NAND gate and 
‘‘0” is applied to the other input of said NAND gate at the for leaving said riming circuit the same when a signal 
time a trigger pulse is applied to the input of said multivibrator representing logic& “O” is to mid NAND gate 
a havinganotRer width is generated at the first output of whereby said multivibrator generates at its said first output 
said multivibrator. one of two possible width pukes as determined by the signal 
2. A circuit according to claim 1 wherein said means con- 30 
nected to the output of said NAND gate includes a capacitor 
to said NAND gate. 
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